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Abstract
After about fty years of development in silicon metal-oxide-semiconductor eld-
eect transistor (MOSFET), it has become more and more dicult to continue
transistor scaling due to the limitations in lithography, power consumption, and
reliability. Recently, great eort has been put into searching for alternative channel
structures or materials for future high-performance and low-power logic applications.
Considerable progress has been made in the research of several novel devices, such
as carbon-nanotube (CNT) eld-eect transistors (FETs), silicon nanowire FETs,
graphene FETs, and planar FETs with alternative channel materials such as Ge,
InAs, InSb, and InGaAs. This dissertation discusses the electrical characterization
of the interface traps, analysis of the inversion charge, electron mobility and junction
leakage current of Al2O3/InxGa1 xAs (x = 0.53, 0.65 or 0.75) MOSFETs.
Charge pumping has been used to characterize the interface traps between Al2O3
and InGaAs in n-channel inversion-mode MOSFETs. An analysis of the charge
pumping current with gate voltage pulses of dierent rise and fall times has enabled
the interface trap density to be extracted across the energy bandgap, with an average
value between the mid 1012 and low 1013 cm 2eV 1. The majority of interface traps
1
in indium-rich InGaAs metal-insulator-semiconductor structures have been identi-
ed as donors, which limits the o-state performance of InGaAs MOSFETs such as
subthreshold slope, drain-induced barrier lowering, and on/o current ratio. The re-
sults obtained in our measurements help explain the promising on-state performance
of the Al2O3/InGaAs MOSFETs and the need to further improve the interface so
that its o-state performance can be on par with that of the Si MOSFET.
The electron mobility in Al2O3/InGaAs MOSFETs has been analyzed for scat-
tering by oxide charge as well as interface charge and roughness, and compared with
measured transfer characteristics from depletion to inversion. The analysis shows
that in strong inversion the electron mobility can be as high as  3000 cm2=V=s and
is mainly limited by interface roughness. The extracted interface roughness from the
measured data is two to seven times that of the interface between a high- dielectric
and Si, assuming the correlation lengths are comparable. Therefore, to fully benet
from the high bulk mobility of InGaAs, its interface roughness with the gate oxide
needs to be further improved.
Finally, the reverse junction leakage current has been analyzed by calculating
diusion, generation, and tunneling currents, and compared with measurement at
room temperature. We nd that the leakage current increases with In mole frac-
tion. Generation and tunneling currents dominate in medium- and high-bias regions,
respectively.
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Chapter 1
Introduction
The demand of higher speed, reduced power consumption and higher density of
integration has pushed the semiconductor industry to aggressively scale the size
of the basic element in silicon complementary metal-oxide-semiconductor technol-
ogy (CMOS) | metal-oxide-semiconductor eld-eect transistors (MOSFETs), ap-
proaching its physical limits. It is projected that the transistor with a physical
gate length of 20 nm in the microprocessor unit will be in production in 2013 (Fig-
ure 1.1) [1]. Although several new technologies, such as strained-silicon channels,
metal-gate/high- stacks and non-planar silicon transistors have been developed to
sustain Moore's Law, the continuing scaling of MOSFETs beyond 22-nm node will
face serious challenges from lithography, device design and modeling.
Recently, tremendous progress has been made in the research of novel tech-
nologies for future nano-electronics, including carbon-nanotube (CNT) eld-eect
transistors (FETs) [2{6], silicon nanowire FETs [7{12], graphene FETs [13{19], and
3
Figure 1.1: Overall roadmap technology characteristics predicted by international tech-
nology roadmap for semiconductors (ITRS) [1].
planar FETs with alternative channel materials. Beneting from high electron mo-
bility, channel materials such as InGaAs [20,21], InAs [22,23], and InSb [24,25] have
been demonstrated in high-electron-mobility or quantum-well transistors, achieving
superior device metrics. However, high gate leakage current in these transistors lim-
its their application in large scale integration. On the other hand, operating under
the same mechanism as silicon MOSFETs, surface channel inversion-type MOS-
FETs have been demonstrated by integrating high- gate dielectrics and alternative
channel materials like germanium [26, 27] or InGaAs [28{39], showing promising
performance for high-speed low-power logic applications.
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1.1 Basic Properties of III-V Semiconductors
Generally, III-V semiconductors are referred as chemical compounds with at least
one group III element and at least one group V element in the periodic table of
the chemical elements. Various group III and V elements can form dierent III-
V semiconductors, covering a wide range of energy bandgap and electromagnetic
spectrum as shown in Figure 1.2. This variety determines their important roles in
many electronic and photonic device applications.
Figure 1.2: The relationship of bandgap energy and lattice constant for common III-V
semiconductors [40].
One signicant property of III-V semiconductors is that most of them are direct
bandgap semiconductors, which means the wave vector k has the same value at the
lowest point EC in the conduction band as at the highest point EV in the valence
5
band. Thus no phonon is required for the transition of an electron from the valence
band to the conduction band, which makes III-V semiconductors much more ecient
photonic material for light emitting diodes (LEDs), semiconductor lasers and photo
detectors than silicon. Figure 1.3 compares the band diagrams of GaAs and Si. It
is seen clearly that EC and EV points are aligned at the same wave vector k value.
Figure 1.3: Energy band structures of (a) Si and (b) GaAs [41].
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Another important advantage is the electron mobility. Many III-V semicon-
ductors have a bulk electron mobility higher than silicon as shown in Figure 1.4.
For narrow bandgap semiconductor such as InSb, InAs and indium-rich InGaAs,
their bulk electron mobilities can even be well above 104 cm2=V=s, which is more
than ten times of silicon, making them good candidates for high-speed low-power
applications.
Figure 1.4: Bulk electron mobility of common III-V semiconductors.
Because of the large bandgap dierence, various III-V semiconductors are of-
ten used to form heterojunctions. A heterojunction means the p-type and n-type
regions of a p-n junction are made of dierent semiconductor materials and thus
7
has some unique properties. For example, as shown in Figure 1.5(a), in a graded
heterojunction bipolar transistor (HBT), the emitter is made of a larger-bandgap
material such as AlGaAs while the base is made of a smaller-bandgap material such
as GaAs. Therefore the holes in the base experience a much larger energy barrier
than electrons in the emitter, which reduces the hole back-injection and increases
the emitter injection eciency. A heterojunction is also usually used in the concept
(a) (b)
Figure 1.5: Energy band diagram of a graded AlGaAs/GaAs HBT and an AlGaAs/GaAs
HEMT [42].
of modulation doping, in which the dopants are separated from the location where
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carriers conduct the current. Consequently, the carriers are free from impurity scat-
tering and have a higher mobility. This concept directly results in the invention of
high-electron-mobility transistor (HEMT). For example, in a typical HEMT tran-
sistor (Figure 1.5(b)), the electrons accumulate in the interface of AlGaAs/GaAs
heterojunction and are separated from dopants which are further away inside the
AlGaAs layer. The heterojunction device like HBT and HEMT have very important
applications in radar and communication systems.
III-V semiconductors also contains another category of materials located on the
mid-upper left part of Figure 1.2 | nitride-based wide bandgap semiconductors.
These semiconductors have a very wide energy bandgap, usually above 3 eV, cor-
responding to an emission spectrum in UV range. Thus they are often used in UV
LEDs and UV detectors. The wide bandgap also is associated with a large break-
down voltage. The eld-eect transistor based on nitride usually can handle much
higher power and is being developed for wireless base station and radars.
Table 1.1 summarize several material parameters for common III-V semiconduc-
tors as well as silicon.
1.2 Development of III-V MOSFETs
1.2.1 History of III-V MOSFETs
Not long after the rst MOSFET was invented by Dawon Kahng at Bell Laboratories
in 1960 [43], the rst attempt of using GaAs for a MOSFET was made in 1965,
9
Parameters InSb InAs In0:53Ga0:47As GaAs
kS 16.8 15.1 13.9 13.1
NC (cm
 3) 4:2 1016 8:7 1016 2:8 1017 4:7 1017
NV (cm
 3) 7:3 1018 6:6 1018 6:0 1018 7:0 1018
EG (eV) 0.17 0.35 0.74 1.424
me
=m0 0.014 0.023 0.041 0.067
n (cm
2=V=s) 77000 25000 7000 4000
p (cm
2=V=s) 850 500 300 250
vSAT (m=s) 5 107 4 107 7 106 8 106
Parameters InP GaNa) Ge Si
r 12.6 8.9 16.2 11.9
NC (cm
 3) 5:8 1017 2:3 1018 1:0 1019 2:8 1019
NV (cm
 3) 1:0 1019 4:6 1019 5:0 1018 1:0 1019
EG (eV) 1.35 3.4 0.66 1:12
b)
me=m0 0.078 0.2 0.082 0.26
n (cm
2=V=s) 3200 1000 3900 800
p (cm
2=V=s) 150 30 1900 400
vSAT (m=s) 1:5 107 2:5 107 1 107 8 106
a)wurtzite crystal structure b)indirect bandgap
Table 1.1: Material parameters for common III-V semiconductors, germanium and sili-
con at room temperature.
reported by Becke and White at the Radio Corporation of America [44]. Working
under depletion mode and with pyrolytic deposited SiO2 as gate dielectric, the
devices were successfully operated up to a few megahertz, despite the existence of a
large number of interface traps. Although the native oxide of silicon | SiO2 works as
an excellent gate dielectric for silicon MOSFET, the native oxides for III-V materials
are usually a complex mixture of cationic and anionic oxides, which are usually
not stable and leaky, have a large amount of defects and create signicant surface
states on the oxide-semiconductor interface. Various approaches to grow native
oxides on GaAs, including thermal oxidation, wet-chemical anodization, DC and
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RF plasma oxidation, laser-assisted oxidation, vacuum ultraviolet photochemical
oxidation and photowash oxidation have been studied and proofed to be non-feasible
[45]. On the other hand, a variety of deposited oxides have been investigated as well,
including pyrolytically deposited silicon dioxide, silicon nitride, silicon oxynitride
and aluminum oxide [45]. It was soon realized that high temperature deposition
processes boost the chemical reaction between GaAs and oxygen to form native oxide
and vacancies, degrading semiconductor-oxide interface. Later, plasma-enhanced
deposition was introduced to reduce the process temperature. However, additional
defects at the interface were introduced by plasma induction [45].
While researchers were struggling to nd a proper gate dielectric for III-V semi-
conductor, the discovery of mobility enhancement of a modulation-doped hetero-
junction superlattice by Bell Laboratories led to the invention of an important type
of device | high-electron-mobility transistor (HEMT) by Fujitsu in 1980 [42]. As
discussed in the previous section, electrons traveling in the quantum well near the
heterojunction interface are free from Coulomb-scattering and therefore can achieve
a much higher mobility [46]. HEMTs have become more and more important in
many areas such as communication, radar and military systems. However, the
high leakage current from the Schottky gate prevents them from a very large scale
integration. The research on HEMTs for future logic application is still currently
ongoing and HEMTs with dierent channel materials such as In-rich InGaAs [20,21],
InAs [22, 23] and InSb [24, 25] have been experimented and benchmarked for logic
applications [47].
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In the late 1980s, the Bell Laboratories discovered that sulfur passivation could
provide excellent electronic properties for GaAs substrate, which stimulated another
cycle of research for suitable dielectrics on GaAs. Later in 1995, MOS structures
with low interface traps (Dit) on GaAs substrate were reported by Passlack and
Hong at the Bell Laboratories. The MOS structure used Ga2O3(Gd2O3) as the
gate dielectric which was deposited by electron-beam evaporation from single-crystal
Ga5Gd3O12 in an ultrahigh-vacuum MBE system. Based on this nding, many new
devices, including the GaAs depletion-mode and enhancement-mode MOSFETs,
GaAs complementary MOSFETs, InGaAs enhancement mode MOSFETs and GaAs
power MOSFETs were demonstrated [45].
1.2.2 Recent Advances of III-V MOSFETs
The intensive research and development activities for high- materials on silicon
MOSFETs in the mid-1990s and 2000s brought new directions to III-V research. The
use of atomic layer deposition (ALD) for high- gate dielectric on III-V substrate
has oered new approaches to achieve a high quality interface. Starting from 2001,
Ye and Wilk at Bell Laboratories or later Agere Systems demonstrated a series of
depletion-mode MOSFETs with ALD Al2O3 gate dielectric on GaAs and InGaAs
substrates [45]. Later, Ye's group at Purdue University continued to integrate ALD
gate dielectric with other III-V substrates such as InP [48,49] and GaN [50]. High-
performance enhancement-mode inversion-type InGaAs MOSFETs with a record-
breaking drive current were also reported by Ye's group [28, 29]. The scalability of
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InGaAs MOSFETs to deep submicron level has been studied as well [30]. The ability
of ALD process to unpin the Fermi-level in III-V semiconductors has generated
great interest in academia and industry. Many researchers are now working in this
direction.
On the other hand, in terms of device design, to increase the gate control of chan-
nel and reduce short channel eect, 3D structures, such as FinFET demonstrated
for silicon MOSFETs, have also been experimented on III-V substrates, showing
an improved electrostatics [38,51]. Furthermore, substrate orientation plays an im-
portant roles in device performance. For example, researchers have shown that the
Fermi level is only unpinned on GaAs (111)A surface [52]. Also, InGaAs MOSFETs
are reported to have a higher electron mobility on (111)A substrate than that on a
(100) substrate [53].
After the successful demonstration of III-V MOSFETs, researchers started to
experiment integrating III-V MOSFETs on silicon substrate [39, 54, 55]. Although
this technology still faces a lot of challenges, III-Vs MOSFETs are seriously knocking
on the door of the CMOS road map.
1.3 Scope of the Dissertation
This dissertation focuses on understanding device performance of
Al2O3/InxGa1 xAs (x = 0.53, 0.65 or 0.75) MOSFETs through electrical
characterizations. Chapter 2 discusses the characterization of interface traps using
charge pumping technique. The interface trap density is extracted and its property
13
is discussed. Chapter 3 presents the analysis of electron mobility in terms of
scattering by oxide charge as well as interface charge and roughness. Based on the
knowledge of Chapter 2 and Chapter 3, the transfer characteristics under low drain
bias have been simulated and compared with measurements. Chapter 4 discusses
the reverse junction leakage current. By breaking down the leakage current to
diusion, generation, and tunneling currents, a model has been extracted and
compared to measurements. Chapter 5 presents the conclusion of this dissertation
and recommends future research.
14
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Chapter 2
Interface Characterization of
InGaAs MOSFETs
Researchers have been trying to improve the quality of the interface between gate
dielectric and III-V semiconductor for over four decades. A good understanding of
the interface states is very important in explaining device operation as well as in
device modeling. Since the interface between gate dielectric and III-V semiconduc-
tor usually has a much higher interface trap density, some of these techniques (e.g.
the conductance method), which work nicely with silicon MOSFETs, will have large
errors or need extra eorts when used on III-V MOSFETs. The charge pumping
technique, based on the direct measurement of recombination current of interface
traps, is the most sensitive and reliable tool to characterize interface trap properties
of MOSFETs on various substrates. In this chapter, InGaAs MOSFETs will be in-
troduced and charge pumping will be used to characterize their interface properties.
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The results will also be briey compared with the subthreshold slope technique.
2.1 InGaAs MOSFETs Under Study
2.1.1 Device Structure and Fabrication Process
Figure 2.1 illustrates the structure of the InxGa1 xAs MOSFETs used in this study.
A 500-nm layer of In0:53Ga0:47As p-doped to 4  1017cm 3, a 300-nm layer of
In0:53Ga0:47As p-doped to 1  1017cm 3, and a 15- to 20-nm layer of InxGa1 xAs
(x = 0.53, 0.65 or 0.75) p-doped to 1  1017cm 3 were sequentially grown on p+-
doped InP substrates by molecular beam epitaxy (MBE). An 8- to 10-nm layer of
Al2O3 with a dielectric constant kOX of 9 was then formed on top of the InxGa1 xAs
by atomic layer deposition (ALD) as the gate oxide. The gate was metalized with
evaporated Ni and Au. Although only In0:53Ga0:47As is lattice-matched to InP (see
Figure 1.2), the channel layer is pushed to In0:75Ga0:25As which is at the limit of
pseudomorphic growth to achieve higher electron mobility, because the bulk elec-
tron mobility increases with indium mole fraction [1]. Compared to HEMTs, these
InGaAs MOSFETs with a gate dielectric can signicantly reduce the gate leakage
current and therefore reduce the DC power consumption.
The fabrication process starts with surface degreasing and ammonia-based native
oxide etching. The wafers were then transferred to an ASM F-120 ALD reactor
via room ambient. A 30-nm thick Al2O3 encapsulation layer was deposited at a
substrate temperature of 300 C. Source and drain regions were implanted with a
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Figure 2.1: Bulk electron mobility of common III-V semiconductors.
silicon dose of 11014 cm 2 at 30 keV and 80 keV through the Al2O3 encapsulation
layer and then activated by rapid thermal annealing (RTA) at 700{800 C for 10
seconds in a N2 ambient. After removing the encapsulation layer, buered oxide
etching (BOE) and a surface treatment with ammonia sulde, an 8- to 10-nm Al2O3
was regrwon with ALD as the gate dielectric, followed by 400{600 C post deposition
anealing. Then the source and drain contacts were formed with an electron beam
evaporation of AuGe, Ni and Au and dened by a lift-o process. After an RTA at
400 C for 30 seconds in N2 ambient, the gate electrode was deposited by electron
beam evaporation of Ni and Au [2].
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2.1.2 Device Characteristics
Figure 2.2 shows typical current-voltage characteristics of the InxGa1 xAs MOS-
FETs with a gate width W of 100 m and a gate length L of 4 m at room
temperature. All measurements are performed on-wafer by using an Agilent 4156C
Precision Semiconductor Parameter Analyzer and a Cascade Summit 12000 Probe
Station with a microchamber ambient enclosure with a 0.1 C temperature control.
We observe that both the maximum drain-source current and transconductance
increase with an increas in the indium mole fraction x. One reason is that both the
low-eld electron mobility and saturation velocity increases with increasing indium
mole fraction [3, 4], because of the decreasing electron eective mass. Also, the
bandgap energy EG is proportional to the indium mole fraction, which means the
InGaAs channel with higher indium mole fraction requires smaller surface potential
(band-bending or the Fermi-level movement) to reach the same density of inversion
charges. On the other hand, a smaller EG means a higher junction leakage current,
which will be discussed in Chapter 4.
The gate leakage current is less than 10 nA or 2:5 10 3 A=cm2 for all de-
vices in the bias range under test. The subthreshold swings are about 210
mV/decade, 160 mV/decade, and 170 mV/decade for In0:75Ga0:25As, In0:65Ga0:35As,
and In0:53Ga0:47As MOSFETs, respectively. The relative large subthreshold swing
is due to high interface trap density and will be discussed in the next section.
28
(a)
(b)
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Figure 2.2: (a) (b) Transfer characteristics and (c) output characteristics of
In0:75Ga0:25As (), In0:65Ga0:35As (), and In0:53Ga0:47As (4) MOSFETs
with a gate width W of 100 m and a gate length L of 4 m at room tem-
perature. The transfer characteristics are measured at drain-source voltages
VDS of 0.05 V and 1.5 V. The output characteristics are measured at gate-
source voltages VGS of  0:75 V to 1 V for In0:75Ga0:25As,  0:25 V to 1.5 V
for In0:65Ga0:35As, and 0.25 V to 2 V for In0:53Ga0:47As with a 0.25 V step
size.
2.2 Interface Characterization Techniques
2.2.1 Charge Pumping
Alternative substrates are known to have a poorer quality of insulator-semiconductor
interface, usually with an interface trap density of 1012{1013 cm 2eV 1. The tech-
niques which have worked reliably for silicon MOSFETs for years may easily be
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misinterpreted on alternative substrates. For example, if the interface trap capac-
itance Cit = q
2Dit is larger than the oxide capacitance COX, Cit will dominate the
MOS admittance and the conductance GP is not sensitive to variations of interface
trap density as shown in Figure 2.3. Therefore, Dit can be underestimated [5]. In
this case, the conductance method is not suitable for Dit extraction.
Figure 2.3: The quantity, the parallel conductance divided by the angular frequency
GP=!, used in the conductance method is no longer sensitive to Dit after
Cit is larger than COX [5].
Proposed by Brugler and Jespers [6], the charge pumping method has become
the most reliable and sensitive tool to measure interface trap density on small-
geometry silicon MOSFETs, and is still eective on alternative substrates [7{9].
It can measure Dit in the order of 10
9 cm 2eV 1 or even lower, determine energy
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distribution of interface traps, provide information on spatial location of interface
trap formation, and measure oxide bulk traps in SiO2 or high- gate stacks [10].
As shown in Figure 2.4, the charge pumping measurement is performed by ap-
plying a varying gate voltage and measuring charge pumping current (ICP) from
the source and drain or from the substrate. Source and drain are tied together to
a slightly reverse biased voltage or just ground and the substrate is grounded. The
Figure 2.4: A charge pumping test setup.
applied gate voltage can be sinusoidal, square, trapezoidal or triangular as long as
it can bring the MOSFET to accumulation and inversion back and forth. Usually
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a square or trapezoidal waveform is used as shown in Figure 2.5(a), where the high
level (VGH), low level (VGL), amplitude (VG), rise time (tR), fall time (tF), pulse
period (T ), and pulse frequency (f) are also dened. The measurement scheme
can be variable-amplitude by keeping the base voltage constant at accumulation
and sweeping pulse amplitude into inversion or variable-base by keeping the pulse
amplitude constant and sweeping the base voltage from accumulation to inversion
shown in Figure 2.5(b) and (c). In either case, a maximum ICP will be measured
when VGL is smaller than the at-band voltage VFB while VGH is larger than the
threshold voltage VT.
Figure 2.5: (a) Square or trapezoidal waveform used in charge pumping measurement.
The pulsing scheme in variable-amplitude charge pumping (b) and variable-
base charge pumping (c).
When a MOSFET is switched from inversion to accumulation, the minority
carriers in the inversion layer drift to source and drain and those trapped in the
interface traps near the band edge are thermally emitted. However, a large part of
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the trapped minority carriers on the interface traps deeper in the band gap remains
there because they do not have enough time to be emitted. Once the barrier to
majority carriers is reduced, the majority carriers, which come from the substrate,
will ow to the surface, recombine with minority carriers trapped on the interface
traps and nally ll the traps. The inverse process happens when the MOSFET is
switched from accumulation to inversion. Most of the majority carriers ow back
to the substrate, leaving those trapped in the interface traps. The minority carriers
coming from the source and drain, recombine with the trapped majority carriers and
ll the interface traps again. The recombination process continues as the MOSFET
is switching back and forth, generating a charge pumping current ICP proportional
to Dit.
Charge pumping current is a result of electron-hole recombination at interface
or near-interface traps. But the actual measured current may come from two other
sources, gate leakage current and the geometric component. For MOSFETs with
thin oxides and low interface traps, gate leakage current can easily surpass charge
pumping current and should be subtracted from measured ICP. The geometric
component is due to excess minority carriers in the inversion layer unable to be
collected by source and drain. Normally, when the gate is pulsed from inversion to
accumulation, free minority carriers ow back to source and drain. If this process
cannot be completed before majority carriers from the substrate arrive at the surface,
for example, due to low mobility [11] or a very long channel length [12], then the
remaining free minority carriers will recombine with majority carriers at the surface,
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contributing to ICP. In the present InGaAs MOSFET, the gate contact pad is built
on top of the same p-doped InGaAs layers and InP substrate as the gate itself
without any isolation. Thus the inversion charges coming from the source and drain
can travel all the way to the area underneath the gate pad and recombine with
majority carriers, giving rise to a high geometric component of charge pumping
current. This geometric component is strongly dependent on the falling time of
gate pulse and can be mistakenly interpreted as a higher Dit existing in the upper
bandgap [13] and, therefore, must be eliminated. This is conrmed by a near-zero
interception of the linear tting line of measured ICP after the gate contact pads
are physically scribed o as shown in Figure 2.6. All charge pumping measurements
discussed later are performed on devices without gate contact pads, by directly
probing the eective gate electrodes.
The maximum ICP is given by [14]
ICP = 2qDitfAGkBT ln

vthni
p
np
jVFB   VTj
jVGj
p
tFtR

(2.1)
where AG is the gate area, kB is the Boltzmann's constant, T is the ambient tem-
perature, vth is the thermal velocity, ni is the intrinsic carrier concentration, n and
p are electron and hole capture cross-sections. The average interface trap density
Dit can be calculated from Equation (2.1).
To extract the energy distribution of Dit, the energy range of interface traps
involved in the recombination process needs to be scanned. It can be achieved
by sweeping tR and tF independently in the trapezoidal waveform applied to the
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Figure 2.6: Maximum ICP from variable-amplitude measurement on In0:75Ga0:25As
MOSFETs with dierent gate lengths before and after their gate contact
pads are scribed o.
gate electrode. Figure 2.7 shows the measured ICP by variable-base charge pump-
ing method on InxGa1 xAs MOSFETs at both room temperature and  50 C.
The charge-pumping measurement was performed by using an Agilent 4156C Pre-
cision Semiconductor Parameter Analyzer with an Agilent 41501B Pulse Generator
Expander. During the charge-pumping measurement, the 41501B generates gate
voltage pulses while the 4156C measures the ICP from the source and drain.
In this case, the maximum ICP is proportional to the amount of interface traps
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Figure 2.7: Variable-base charge pumping current of (a) (b) 2-m-gate-length
In0:75Ga0:25As, (c) (d) 8-m-gate-length In0:65Ga0:35As, and (e) (f) 2-m-
gate-length In0:53Ga0:47As MOSFETs with dierent (a) (c) (e) tR and (b)
(d) (f) tF at 25
C and  50 C. tR (tF) is varied from 0.1 s, 0.4 s, 0.6 s,
1.3 s, 3.8 s, 6.3 s to 12.5 s (from the top curve to the bottom curve)
when tF (tR) is xed at 1.3 s. f=50 kHz, VG=2 V, W=200 m.
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located within the electron and hole emission levels dened by tR and tF [14]
ICP = qAGf
Z EEME
EEMH
Dit(E)dE (2.2)
where E is the trap energy measured from the intrinsic Fermi-level EI, while EEME
and EEMH are calculated electron and hole emission levels. We adopted the emission-
level charge pumping theory to calculate EEME and EEMH [10, 15]. The theory
is widely used in interpreting charge pumping characteristic of silicon MOSFETs
and has been validated for small bandgap semiconductor [9]. Figure 2.8 shows the
calculated EEME and EEMH with a transition time range of 0.13 s to 13 s at 25
C
and  50 C for InGaAs MOSFET under test. The basic semiconductor parameters
of InxGa1 xAs in [16] and a trap capture cross section of 10 17 cm 2 without energy
or temperature dependence, are used in the calculation. Fermi-Dirac statistics must
be used to calculate band-bending at the surface properly, because the Fermi-level
can be within 3kBT of the conduction-band minimum due to the small bandgap of
InGaAs. The thermal velocity is dened by
p
3kBT=m, where m is the eective
mass of the carrier whose capture process is considered. After EEME and EEMH are
calculated, the energy distribution of Dit is extracted according to Equation (2.2)
using measured peak ICP values of Figure 2.7.
Figure 2.9 shows the extracted energy dependence of Dit with the trap energy
level referred to the conduction band minimum EC. The Dit distribution is very sim-
ilar for dierent InGaAs channels. It can be seen that Dit is 1{3  1012 cm 2eV 1
near EC and peaks at about 3  1013 cm 2eV 1 further down into the bandgap,
and follows a Gaussian-like distribution. The majority of interface traps in InGaAs
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Figure 2.8: Electron and hole emission levels referred to the intrinsic Fermi-level EI, cal-
culated with Fermi-Dirac statistics for (a) In0:75Ga0:25As, (b) In0:65Ga0:35As,
and (c) In0:53Ga0:47As MOSFETs at room temperature (),  50 C (N), and
60 C () (In0:53Ga0:47As only).
MOSFETs have been identied as donors [17]. Figure 2.10 shows a classical calcula-
tion of inversion charge density assuming dierent levels of constant all-acceptor or
all-donor Dit across the bandgap. It can be seen that the all-acceptor-trap assump-
tion will signicantly shift the threshold voltage in the positive direction when Dit is
increasing, while in the all-donor-trap situation the shift is much less and can better
reect the measured device characteristics. In fact, from various measurement tech-
niques, the charge neutral level E0 is found to be constant with respect to the vacuum
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Figure 2.9: Interface trap densities Dit in Al2O3/In0:75Ga0:25As (), In0:65Ga0:35As ()
and In0:53Ga0:47As (4) MOSFETs measured by charge-pumping method
across the bandgap. The trap energy is relative to the conduction band
minimum EC. The dashed lines show the Gaussian t, while the solid lines
show the levels tted with the measured transfer characteristics, which will
be discussed in Section 2.2.2.
level [18] and the interface traps are assumed to be donor-like (neutral when lled)
below E0 and acceptor-like (negative when lled) above E0. Based on this nding,
it can be seen that the majority of interface traps are donor-type for indium-rich
InGaAs metal-insulator-semiconductor structures. Even though the donor traps are
neutralized upon inversion and do not aect the on-state performance of InGaAs
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Figure 2.10: Calculated inversion charge density assuming dierent levels of constant
all-acceptor or all-donor Dit across the bandgap.
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MOSFETs such as threshold voltage and maximum drain current, they limit the o-
state performance of InGaAs MOSFETs such as subthreshold slope, drain-induced
barrier lowering, and on/o current ratio.
2.2.2 Subthreshold Current
Although charge pumping is a reliable technique to characterize interface traps, the
subthreshold current method provides an easier alternative to evaluate Dit. It is
especially helpful to quickly estimate interface degradation caused by stress.
Subthreshold current method relates the subthreshold swing of a MOSFET to
Dit. The drain-source current IDS of a MOSFET in subthreshold region is given
by [19]
IDS = IDS0 exp

q (VGS   VT)
nkBT
 
1  exp

 qVDS
kBT

(2.3)
where IDS0 is the scale current which depends on temperature, device dimension and
channel doping, n is the ideality factor.
The subthreshold swing, dened by the gate-voltage swing needed to reduce the
current by one decade, is
S =
@VGS
@ log (IDS)
=
ln(10)nkBT
q
(2.4)
where n = 1 + (CB + Cit)=COX, CB is the depletion capacitance, Cit = q
2Dit is the
interface trap capacitance and COX is the oxide capacitance. Dit can be calculated
by
Dit =
COX
q2

qS
ln(10)kBT
  1

  CB
q2
(2.5)
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In the InGaAs MOSFETs under study, the carrier quantization eect is consid-
ered. Instead of Equation (2.3), the drain-source current is calculated through a
quantum mechanical analysis discussed in the next Chapter. The extracted Dit is
also included in Figure 2.9 for comparison. It agrees well with the charge pumping
data.
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Chapter 3
Electron Mobility in InGaAs
MOSFETs
Thanks to the relentless shrinking of MOSFET according to the Moore's law, mod-
ern integrated circuits based on silicon complementary metal-oxide-semiconductor
technology (CMOS) can operate at a much higher speed with a reduced power con-
sumption. As this shrinkage approaches the physical limit of silicon, alternative
channel materials such as high-mobility III-V semiconductors have received increas-
ing attention. However, high bulk mobility does not necessarily lead to high surface
mobility in an inversion-mode MOSFET. With the recent demonstration of high-
performance InGaAs MOSFETs [1{11] and mapping of interface traps across the
bandgap of InGaAs [12], their current-voltage characteristics can now be analyzed
to determine the dierence between surface mobility and bulk mobility. This should
complement studies that were based on the capacitance-voltage characteristics of
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metal-oxide-semiconductor diodes and generate new insight into the operation of
III-V MOSFETs.
3.1 Analysis of Inversion Charge
Despite the high performance of the present InGaAs MOSFETs, their interface trap
density is rather high (as will be shown later) and their inversion charge density
cannot be measured accurately. Therefore, instead of extracting from the measured
current-voltage characteristics the electron mobility as a function of the inversion
charge density, we derive the mobility vs. charge density characteristics and reduce
them to a few simple parameters to be extracted from the measured current-voltage
characteristics as detailed in this chapter.
The electrostatic characteristics of the two-dimensional electron gas in a MOS-
FET inversion layer can be described by one-dimensional Schrodinger and Poisson
equations
  ~
2
2m
d2 i(z)
dz2
+ qV (z) i(z) = Ei i(z) (3.1)
d2V (z)
dz2
=
q
S
[NA  ND + n(z)  p(z)] (3.2)
where  i(z) is the normalized wave function of an electron in the i-th subband, m

is the eective mass for the electron motion in the z direction perpendicular to the
oxide-semiconductor interface, ~ is the reduced Plank's constant, Ei is the energy
level of the i-th subband, q is the electron charge, V (z) is the electrostatic poten-
tial, S is the semiconductor permittivity, NA and ND are the ionized acceptor and
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donor concentrations, and n(z) and p(z) are the electron and hole concentrations,
respectively. Since we are only dealing with p-type substrate, ND will be omitted in
all the following analysis. Equations (3.1) and (3.2) can be solved individually but
consistently by assuming the electric eld to be constant or the potential well to be
triangular near the interface [13].
Under the triangular well approximation, V (z) in Equation (3.1) is replaced by
S z, where S is the surface electric eld. Now the dierential equation has solutions
in the form of an Airy function Ai(x) dened by
Ai(x) =
1

Z 1
0
cos

t3
3
+ xt

dt (3.3)
The solution of Equation (3.1) is
 i(z) = CNAi
"
2mqS
~2
1=3
z   Ei
qS
#
(3.4)
where CN is the normalization constant obtained byZ 1
0
j i(z)j2 dz = 1 (3.5)
and then
CN =
s
(2mqS=~2)1=3
Ai02 [(0)]  (0)Ai2 [(0)] (3.6)
where Ai0(x) is the derivative of Airy function with respect to x
Ai0(x) =
dAi(x)
dx
and (z) =

2mqS
~2
1=3
z   Ei
qS

The energy eigenvalues Ei can be obtained by satisfying the boundary condition at
z = 0:  i(0) = 0, which leads to
Ei =

~2
2m
1=3 
3
2
qS

i  1
4
2=3
i = 1; 2; 3;    (3.7)
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The electron density in the i-th subband Ni can be expressed by
Ni =
nvm
kBT
~2
ln

1 + exp

EF   Ei
kBT

(3.8)
where the Fermi-level EF can be related to the surface potential  S | the potential
on the semiconductor surface with respect to that in the semiconductor bulk | by
EF = q S   (EG + EVB   EF) (3.9)
where EG is the bandgap energy and EVB is the valence band maximum in the
bulk of the semiconductor. Due to the small electron eective mass or low density
of states of the conduction band of InGaAs, EVB   EF should be evaluated with
Fermi-Dirac statistics or at least approximations of the Fermi-Dirac integral such as
the Joyce-Dixon approximation
EVB   EF
kBT
= ln

NA
NV

+
1p
8

NA
NV

  4:95009 10 3

NA
NV
2
+1:48386 10 4

NA
NV
3
  4:42563 10 4

NA
NV
4 (3.10)
The total inversion charge density QN in the quantum well is just the summation
of electrons in all subbands
QN =  qNN =  q
X
i
Ni (3.11)
The bulk depletion charge density QB is calculated by [14]
QB =  qNB =  
p
2qS DNA (3.12)
where the eective band-bending  D is
 D =  S   kBT
q
  qNNzavg
S
(3.13)
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zavg, the average separation of inversion charge away from the semiconductor surface,
is
zavg =
X
i
Nizi=NN and zi =
2Ei
3qS
(3.14)
Then the surface electric eld can be calculated from inversion and depletion charge
S = q (NN +NB) =S (3.15)
Figure 3.1: Lowest two subbands (E1 and E2) and wave functions for InGaAs MOSFETs
under strong inversion with surface potential  S = 0:9 V .
By solving Equation (3.7) to (3.15) iteratively, a consistent solution of inversion
charge density at a certain surface potential or Fermi-level can be obtained. For
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Figure 3.2: Calculated inversion charge densities QN are lower for InGaAs MOSFETs
than that for a silicon MOSFET due to lower density of states in InGaAs.
the present InGaAs MOSFETs, Figure 3.1 shows the lowest two subbands, E1 and
E2, and their associated wave functions in the   valley under strong inversion,
while Figure 3.2 shows the inversion charge density QN as a function of the surface
potential  S. (In the range of inversion charge density explored in this work, the
occupation of satellite valleys is negligible [15].) For comparison, a silicon MOSFET
with NA = 1 1017 cm 3 and a 10-nm Al2O3 gate oxide is also included. It can be
seen that in strong inversion, the silicon MOSFET has a higher charge density than
55
Figure 3.3: The inversion charge distribution in the channel for silicon and InGaAs MOS-
FETs at a QN = 2:5 1012 q=cm2.
the InGaAs MOSFETs mainly due to a higher density of states in the conduction
band. Figure 3.3 compares the inversion charge distribution in the channel for silicon
and InGaAs MOSFETs at the same inversion charge density. With a much larger
eective mass, the (2mqS=~2)
1=3
term in Equation (3.4) for silicon MOSFET is
much larger than that for InGaAs MOSFETs. As a result, the wave functions in
silicon MOSFET are conned much closer to the semiconductor-oxide interface. As
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shown in Figure 3.3, the centroid of inversion charges is much closer to the oxide-
semiconductor interface in silicon MOSFET than that in InGaAs MOSFETs. Table
3.1 lists the parameters used in the calculation [16].
Channel Si In0:53Ga0:47As In0:65Ga0:35As In0:75Ga0:25As
'M (V) 5.1
kOX 9.0
COX (F=cm
2) 0:8 10 6 1:0 10 6 0:8 10 6
kS 11.7 13.9 14.2 14.4
m (ma)0 ) m
b)
T = 0:19 0.041 0.036 0.032
m
c)
L = 0:98
 (V) 4.05 4.51 4.61 4.69
EG (eV) 1.12 0.74 0.62 0.53
E0   EC (eV)  0:50  0:24  0:12  0:04
EF   ECB (eV)  0:99  0:63  0:51  0:42
Qt (q=cm
2) | 7:4 1012 5:0 1012 7:7 1012
'MS (V) 0.06  0:04  0:02  0:02
RDS (
) | 14 29 19
0 (cm
2V 1s 1) 8:0 102 1:3 103 1:1 104 1:3 104
=2 (nm 1) 4{63 0.2 0.6 0.7
Dit (cm
 2eV 1) 4:0 1011 1:0 1013 5:7 1012 1:1 1013
a)electron rest mass b)electron transverse mass c)electron longitudinal mass
Table 3.1: Model parameters.
The gate-source voltage VGS is related to  S by
VGS = 'MS + 'S   (QB +QN +Qit +Qt) =COX (3.16)
where 'MS is the dierence between the gate metal work function and the semicon-
ductor work function, Qit is the interface charge density, Qt is the bulk oxide charge
density assumed to be concentrated near the oxide-semiconductor interface, and
COX is the oxide capacitance. QB and QN are obtained by solving solving Equation
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(3.7) to (3.15).
To evaluate VGS according to Equation (3.16), the metal-semiconductor work
function dierence was calculated by
'MS = 'M     (ECB   EF) (3.17)
where 'M is the metal work function,  is the electron anity, and ECB is the
conduction band minimum in the bulk of the semiconductor. These parameter
values were included in Table 3.1.
To calculate the interface charge densityQit, interface trap densityDit and charge
neutral level E0 [17] are needed. Figure 2.9 shows the interface trap density between
Al2O3 and InGaAs across the bandgap as measured by using the charge-pumping
method [12]. It can be seen that in general the trap density follows a Gaussian dis-
tribution with a peak midgap. Since the trap distribution into the conduction band
cannot be directly measured, extrapolation is necessary. However, if the extrapo-
lation follows the Gaussian distribution, very few traps will be in the conduction
band and the sub-threshold slope of the transfer characteristics will be much steeper
than what is measured. For lack of better understanding, the trap density in the
conduction band is assumed to be constant (Dit) and the same as Dit at E0 as
indicated by the solid lines in Figure 2.9. Such a Dit ts well with the measured
transfer characteristics as will be shown in Section 3.3.
Following [17], the charge neutral level E0 is assumed to be constant with respect
to the vacuum level and the interface traps are assumed to be donor-like (neutral
when lled) below E0 and acceptor-like (negative when lled) above E0. Figure 3.4
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shows the calculated interface charge density Qit according to
Qit =  q
Z EF
E0
Dit(E)dE (3.18)
where EF is the surface Fermi-level. The agreement with the experimental data is
good.
The xed oxide charge density Qt is obtained by tting the transfer characteris-
tics as discussed in Section 3.3. Qt mainly shifts the current-voltage characteristics
along the voltage axis, while Qit changes their slopes, too.
3.2 Analysis of Electron Mobility
In addition to the inversion charge, low-eld electron mobility N is another im-
portant parameter critical to the transfer characteristics of n-channel MOSFET.
Consider the dierent scattering mechanisms that limit electron mobility, it can be
expressed as [18]
1
N
=
1
0
+
1
R
+
1
C
(3.19)
where 0 is the semiconductor bulk mobility accounting for the scattering of bulk and
remote phonons as well as ionized impurities without considering the screening by
the inversion charge, R is the interface roughness mobility, and C is the Coulomb
scattering mobility due to the oxide charge Qt and the interface charge Qit.
The InGaAs bulk mobility has been measured in uniform slabs [19] and only
needs to be ne-tuned to t the subthreshold characteristics of the present InGaAs
MOSFETs.
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Figure 3.4: Measured (symbols) vs. calculated (curves) interface charge densities Qit for
In0:75Ga0:25As (), In0:65Ga0:35As () and In0:53Ga0:47As (4).
In comparison, the interface roughness mobility needs to be derived by calculat-
ing the matrix element of the scattering potential before converting to the scattering
rate or relaxation time through the Fermi golden rule. The perturbation potentials
for interface roughness scattering VR [20] and Coulomb scattering VC [21] are
VR =
1
4
X
i
Qi
j~r   ~rij (3.20)
and
VC = qE(z)(x; y) (3.21)
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respectively, where Qi is the charge of the scattering center,  is the average
permittivity, ~r is the position of electron in the inversion layer, ~ri is the position of
the scattering center, E(z) is the electric eld, and (x; y) is the interface roughness,
which is assumed to be Gaussian.
Thus, the interface roughness mobility can be expressed as [21]
R =
9
p
~
4mEe

2
(3.22)
where  is the correlation length and  is the root-mean-square average height of the
assumed Gaussian distribution of the interface roughness, and Ee is the eective
electric eld at the interface according to
Ee =
jQB +QN=2j
S
(3.23)
Since QB and QN can be calculated as shown in Section 3.1, so that Ee is known
and =2 is the only tting parameter for R.
Coulomb scattering can be due to both the xed oxide charge Qt and the oxide-
semiconductor interface charge Qit. The Coulomb scattering mobility with screening
by the inversion charge for i-th subband can be expressed as [18]
C(Ei) =
8~Ei (=q)2
m jQt +Qitj
R =2
0
 
1 + a
p
iz sin'
 6 
1 + qjQNj
6kBTa
p
iz sin'
 2
d'
(3.24)
where
 =
OX + S
2
; i =
Ei
kBT
; z = 3

12qm
~2S
QB + 1132QN
 1=3 ; a = 2p2mkBT3~
and kB is Boltzmann's constant. Therefore, according to [18]
C =
P
i C (Ei)D (Ei) f (Ei)EiP
iD (Ei) f (Ei)Ei
(3.25)
61
62
Figure 3.5: Calculated semiconductor bulk mobility 0 ({ { {), interface roughness mo-
bility R (- - -), Coulomb scattering mobility C ({  {), and total elec-
tron mobility N (||) for (a) In0:75Ga0:25As (b) In0:65Ga0:35As and (c)
In0:53Ga0:47As MOSFETs at room temperature. In all cases, N is mainly
limited by R under strong inversion.
where D (Ei) is the density of states in the semiconductor and f (Ei) is the Fermi-
Dirac distribution function. Despite the high interface charge density, the Coulomb
scattering mobility in the present InGaAs MOSFETs is calculated to be on the order
of 104 cm2=V=s or even higher and, hence, can only aect the total electron mobility
in weak inversion. This is probably because in the present InGaAs MOSFETs the
inverted electrons are farther away from the oxide than those in a silicon MOSFET
as shown in Figure 3.3. Also, in strong inversion, the Coulomb scattering is screened
by the inversion charge.
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Figure 3.6: Total electron mobility N in InGaAs MOSFETs calculated by using the
parameter values listed in Table 3.1, which exhibits little dierence between
room temperature (||) and  50 C (- -).
As a summary of the above-described mobility analysis, Figure 3.5 shows the
calculated 0, R, C and N for the present InGaAs MOSFETs at room temper-
ature. It can be seen that in strong inversion the total electron mobility decreases
with increasing inversion charge and is mainly limited by the interface roughness
mobility, as the bulk mobility is rather high in the present InGaAs MOSFETs with
L = 4 m and NA = 1 1017 cm 3. Even with order-of-magnitude scaling of gate
length and doping concentration, the bulk mobility will still be high enough so that
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under strong inversion the total mobility will be mainly limited by interface rough-
ness, unless the interface roughness is improved signicantly. By contrast, with
higher channel doping and generally lower bulk mobility, the total electron mobility
in typical silicon MOSFETs is limited by the bulk mobility.
As the interface roughness mobility is not sensitive to temperature, the total elec-
tron mobility of the InGaAs MOSFETs exhibits negligible temperature dependence
as shown in Figure 3.6. Such temperature insensibility agrees with the experiment
data of In0:53Ga0:47As MOSFETs over a much wider temperature range [22]. This
conrms that in the present cases, phonon scattering plays a minor role in determin-
ing the electron mobility, especially when remote phonons the screening of remote
phonons by the metal gate [23{25].
For compact modeling, the total electron mobility of the present InGaAs MOS-
FETs in moderate-to-strong inversion can be simply tted to a power law E 0:7e
as shown in Figure 3.7. Although it is interesting to extrapolate the power law to
1 MV/cm under which most modern Si MOSFETs operate, it may not be valid
because under such a high eld, the electron wave function will move closer to the
semiconductor surface and even penetrate into the oxide to degrade the electron mo-
bility faster than what the power-law predicts. Unfortunately, the present InGaAs
MOSFETs cannot be biased to higher gate voltages than that shown in Figure 3.8.
For comparison, the Si universal mobility [26] has also been included in Figure 3.7.
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Figure 3.7: Total electron mobility N in InGaAs MOSFETs calculated by using the
parameter values listed in Table 3.1, which exhibits simple power-law de-
pendence on the eective electric Ee eld. The Si universal mobility [26]
has also been included for comparison.
3.3 Experiments and Discussions
The transfer characteristics can be modeled by
IDS (VGS) =
"
RDS +
1
W
L
N (VGS)QN (VGS)
# 1
VDS (3.26)
where IDS is the drain-source current, and RDS is the drain-source series parasitic
resistance. The values of RDS were extracted from measured transfer characteristics
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of devices with dierent gate lengths and then optimized to give the best overall
t. QN and N have been calculated in Section 3.1 and Section 3.2, respectively,
with 0 and =
2 as tting parameters. The optimized values were listed in Table
3.1. Except for the extraction of source-drain parasitic resistance, current-voltage
transfer characteristics were measured under a drain-source voltage VDS of 50 mV
on MOSFETs with a gate length L of 4 m and a gate width W of 100 m.
The low drain-source voltage ensured linear characteristics; the long gate length
minimized short-channel eects. Several MOSFETs of the same In mole fraction
were measured and the typical characteristics are shown in Figure 3.8. Figure 3.8
also compares in both linear and logarithmic scales the modeled and measured
transfer characteristics of the present InGaAs MOSFETs at room temperature and
 50 C. Excellent agreement was achieved from subthreshold to strong inversion.
Table 3.1 shows that the extracted interface roughness parameter =2 for the
present InGaAs MOSFETs is signicantly smaller than that of the silicon MOS-
FET, suggesting that the Al2O3/InGaAs interface is rougher than the SiO2/Si inter-
face. The interface roughness of silicon MOSFETs have been characterized through
measurements of carrier mobility [20, 27, 28], atomic force microscopy [29], high-
resolution transmission electron microscopy [30], and X-ray reectivity [31]. For the
SiO2/Si interface,  = 0:6{2:5 nm and  = 0:2{0:5 nm. For the interface between
high- dielectric and Si,  is usually assumed to be the same, but  is slightly larger
at 0.3{0.6 nm. Assuming  is the same for the Al2O3/InGaAs interface, too, the
extracted =2 implies that  = 1:2{2:2 nm, which is approximately two to seven
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Figure 3.8: Excellent agreement between measured (symbols) and modeled (curves)
transfer characteristics of InGaAs MOSFETs at room temperature (, ||)
and  50 C (4, - - -) plotted in both linear (a) and log (b) scales. L = 4 m.
W = 100 m.
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times that of the high-/Si interface. Table 3.1 shows also that the interface is sig-
nicantly rougher when the In mole fraction x  0:5, which is consistent with poorer
transfer characteristics of the In0:53Ga0:47As MOSFET. However, given the limited
sample size, uniformity and reproducibility, more statistics are needed before a rm
correlation between the interface roughness and the In mole fraction can be estab-
lished. For the same reason, no rm correlation between interface roughness and
interface trap density can be established at the moment. This work would have been
more complete had the interface roughness of InGaAs MOSFETs been character-
ized through measurements of atomic force microscopy, high-resolution transmission
electron microscopy, or X-ray reectivity as in the case of Si MOSFETs mentioned
earlier.
Figure 2.9 shows that for the present InGaAs MOSFETs with high In mole
fractions, although the interface trap density is of the order of 1013 cm 2eV 1 mid-
gap, it decreases rapidly toward the conduction band. Since the charge neural level
E0 for high In mole fractions is very close to the conduction band (Table 3.1),
inversion-mode operation with good on-state performance is achievable, whereas
the o-state performance is still limited by the high interface trap density below
E0. Further, although the on-state performance appears to improve signicantly
with increasing In mole fraction, since the mobility under strong inversion is mainly
limited by the interface roughness, the improved on-state performance cannot be
attributed solely to lighter eective mass or higher bulk mobility with increasing
In mole fraction. According to Equation (3.22), the interface roughness mobility
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is inversely proportional to the eective mass and the approximately 20% lighter
eective mass in In0:75Ga0:25As than that in In0:53Ga0:47As is insucient to cause the
mobility in In0:75Ga0:25As to be approximately three times of that in In0:53Ga0:47As.
Therefore, the better on-state performance with increasing In mole fraction of the
present InGaAs MOSFETs is mainly due to better interface roughness.
In Section 3.1, the inversion charge was calculated by assuming a simple triangu-
lar well (Figure 3.1). In reality, the potential well in In0:65Ga0:35As and In0:75Ga0:25As
MOSFETs contains an additional step between the channel and buer layers as
shown in Figure 3.9. However, it can be seen in Figure 3.9 that the solution of
the inversion charge density QN for the stepped well is very close to that of the
triangular well. This validates the approximation by the triangular well.
Unlike in silicon MOSFETs, the electron mobility in InGaAs MSOFETs in strong
inversion was found to be mainly limited by the interface roughness. By extract-
ing the mobility from the measured transfer characteristics, the roughness of the
Al2O3/InGaAs interface was determined to be two to seven times of that of the
SiO2/Si interface. Therefore, to fully benet from the high bulk mobility of In-
GaAs, its interface roughness with the gate oxide needs to be further improved.
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Figure 3.9: Calculated inversion charge density QN in In0:75Ga0:25As MOSFETS with
simple ({ {) and stepped (||) triangular wells.
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Chapter 4
Junction Leakage Current in
InGaAs MOSFETs
4.1 Analysis of Junction Leakage Current
The drain junction is reverse-biased during normal operation of a MOSFET. The
reverse leakage current consists of the diusion current Idi , generation current Igen,
and band-to-band tunneling current Itun. The total reverse leakage IR current is the
summation of all current components
IR = Idi + Igen + Itun (4.1)
The diusion current Idi is governed by Shockley equation in low-injection con-
dition
Idi = I0

exp

qV
kBT

  1

(4.2)
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where I0 is the scale current, q is the electron charge, V is the applied bias, kB
is Boltzmann's constant, and T is temperature. Because of the rapid decaying
exponential term, Idi   I0 and has no bias dependence.
The generation current Igen comes from the electron-hole pairs generated in the
depletion region. When a p-n junction is in equilibrium, the generation and re-
combination process in the depletion region are balanced. When the p-n junction
is reversely biased, the electron-hole pairs generated by thermal activation at the
generation-recombination centers are swept away by the stronger electric eld. The
generation process dominates, contributing a net reverse current Igen.
The generation rate U can be expressed by [1]
U =   ni
2
(4.3)
where ni is the intrinsic carrier concentration and  is the lifetime of nonequilibrium
carriers. The generation current in the depletion region is then given by [1]
Igen = Ajunc
Z XD
0
qjU jdx  Ajunc qniXD
2
(4.4)
where Ajunc is the junction area. The depletion width XD is expressed by
XD =
s
2S (Vbi   V )
qNA
(4.5)
where S is the semiconductor permittivity, Vbi is the junction build-in potential,
and NA is the acceptor concentration in the lower-doped p-region.
The tunneling current Itun arises from the nite probability of direct transition
of electrons from the conduction band into the valence band or vice versa through
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the triangular potential barrier as shown in Figure 4.1. When the applied reverse
bias is large or the electric eld is high, the quantum tunneling probability is high
enough so that a signicant tunneling current ows.
Figure 4.1: Simplied energy diagram of p-n junction at reversed bias.
By using Wentzel-Kramers-Brillouin (WKB) approximation, Itun can be calcu-
lated by [2]
Itun = Ajunc
r
2mtun
EG
q32w
(2)3 ~2
exp

  
4q~
q
2mtunE3G

(4.6)
where Ajunc is the junction area, m

tun is the reduced eective mass, EG is the
bandgap energy,  is the electric eld, ~ is the reduced Plank's constant, and w is
eective depletion width for the tunneling process. It is assumed that w is 20% of
the total depletion width for the tunneling process w = 0:2XD [2]. The electric eld
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is given by
 =
s
2qNA (Vbi   V )
S
(4.7)
4.2 Experiments and Discussions
Figure 4.2: Agreement between measured (symbols) and modeled (curves) junction leak-
age currents of InGaAs MOSFETs at room temperature. The current and
voltage are all negative and are plotted in their absolute values for conve-
nience. In0:53Ga0:47As MOSFET does not have a modeled curve because
the anomalous increase arising from the residual implantation damage is be-
yond the scope of discussed mechanisms. Note the model is not accurate in
small-bias region (jV j . 0:3 V) because of the non-negligible recombination
current.
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Figure 4.2 shows the modeled and measured junction leakage currents of the
present InGaAs MOSFETs at room temperature. Excellent agreement was achieved
from jV j = 0:3 V to 2 V for In0:75Ga0:25As and In0:65Ga0:35As MOSFETs. Generally,
IR increases with In mole fraction because Idi , Igen, and Itun all increases. For the
same reason, InGaAs MOSFETs have higher junction leakage currents than Si MOS-
FETs. The junction leakage current of present In0:53Ga0:47As MOSFET has a much
steeper anomalous increase beyond the scope of mechanisms discussed above when
the applied reverse voltage increases. It is probably due to the residual implantation
damage which creates leaky paths inside the junction in this particular wafer. In
small-bias region (jV j . 0:3 V), the recombination rate is not negligible compared
to the generation rate. In the depletion region, there is a complex balance of gen-
eration and recombination currents which cannot be described by simple analytical
solutions of Equations (4.3) and (4.4). In medium-bias region (0:3 V . jV j . 1:4 V)
the generation current dominants and IR would have a stronger temperature depen-
dence. In high-bias region (1:4 V . jV j), the electric eld is large enough to produce
signicant tunneling current which dominates IR. And IR has a stronger voltage
dependence in this region. Table 4.1 lists the parameters used in the calculation.
Other materials parameters can be found in Table 3.1.
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Channel In0:65Ga0:35As In0:75Ga0:25As
Ajunc (cm
2) 780 10 8
I0 (A) 1 10 9 1 10 7
 (s) 6 10 11 4 10 11
mtun (m
a)
0 ) 0.04 0.05
a)electron rest mass
Table 4.1: Model parameters for reverse junction leakage current.
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Chapter 5
Conclusions
This dissertation addresses the electrical characterization of the interface traps, anal-
ysis of the inversion charges, electron mobility and junction leakage currents of
Al2O3/InxGa1 xAs (x = 0.53, 0.65 or 0.75) MOSFETs. Several models have been
built to explain the measured characteristics. In this chapter, we will summarize
the materials presented in previous chapters.
5.1 Conclusions of This Dissertation
Charge pumping has been used to characterize the interface traps between Al2O3
and InGaAs in n-channel inversion-mode MOSFETs. An analysis of the charge
pumping current with gate voltage pulses of dierent rise and fall times has enabled
the interface trap density to be extracted across the energy bandgap. The interface
trap density Dit distribution is very similar for dierent InxGa1 xAs channels. Dit is
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found to be 1{31012 cm 2eV 1 near EC and peaks at about 31013 cm 2eV 1 fur-
ther down into the bandgap, and follows a Gaussian-like distribution. The majority
of interface traps in indium-rich InGaAs metal-insulator-semiconductor structures
have been identied as donors. Even though the donor traps are neutralized upon
inversion and do not aect the on-state performance of InGaAs MOSFETs, such as
threshold voltage and maximum drain current, they limit the o-state performance
of InGaAs MOSFETs, such as subthreshold slope, drain-induced barrier lowering,
and on/o current ratio. The results obtained in our measurements help explain
the promising on-state performance of the Al2O3/InGaAs MOSFETs and the need
to further improve the interface so that its o-state performance can be on par with
that of the Si MOSFET.
The electron mobility in Al2O3/InGaAs MOSFETs has been analyzed for scat-
tering by oxide charge as well as interface charge and roughness, and compared with
measured transfer characteristics from depletion to inversion. The analysis shows
that in strong inversion the electron mobility can be as high as  3000 cm2=V=s and
is mainly limited by interface roughness. The extracted interface roughness from the
measured data is two to seven times that of the interface between a high- dielectric
and Si, assuming the correlation lengths are comparable. Therefore, to fully benet
from the high bulk mobility of InGaAs, its interface roughness with the gate oxide
needs to be further improved.
Finally, the reverse junction leakage current has been analyzed by calculating
diusion, generation, and tunneling currents, and compared with measurement at
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room temperature. We nd that the leakage current increases with In mole frac-
tion. Generation and tunneling currents dominate in medium- and high-bias regions,
respectively.
5.2 Future Study
It is recently found that GaAs and InGaAs MOSFETs fabricated on (111)A sub-
strates have better performances [1, 2]. It is of great interest to carry out the same
study presented in this dissertation on devices fabricated on (111)A substrates and
compare it with this work.
Researchers have demonstrate the scaling of InGaAs MOSFETs into deep-
submicron level [3]. As the thickness of the gate dielectric is scaled down pro-
portionally, excessive gate leakage current will increase the power consumption and
bring serious reliability problems to III-V MOSFETs like in the silicon world. Anal-
ysis of gate leakage current in deep-submicron III-V MOSFETs will greatly help
researchers optimize the process to solve the problem.
Because of the relative high trap density and high transconductance, III-V MOS-
FETs have both higher thermal [4] and 1/f [5] noises|two major contributions of
noise in a FET device|than its silicon counterpart. A noise analysis is important
in fully evaluating the performance of III-V MOSFETs.
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